Asynchronous Early Output Section-carry Lookahead Adder With Alias Carry Logic

Simple item page
aut.relation.conference30th International Conference on Microelectronics (MIEL 2017)en_NZ
aut.researcherPrasad, Krishnamachar
dc.contributor.authorBalasubramanian, Pen_NZ
dc.contributor.authorDang, Cen_NZ
dc.contributor.authorHaskell, DLen_NZ
dc.contributor.authorPrasad, Ken_NZ
dc.date.accessioned2019-03-29T04:22:17Z
dc.date.available2019-03-29T04:22:17Z
dc.date.copyright2017-10-15en_NZ
dc.date.issued2017-10-15en_NZ
dc.description.abstractA new asynchronous early output section-carry based carry lookahead adder (SCBCLA) with alias carry output logic is presented in this paper. To evaluate the proposed SCBCLA with alias carry logic and to make a comparison with other CLAs, a 32-bit addition operation is considered. Compared to the weak-indication SCBCLA with alias logic, the proposed early output SCBCLA with alias logic reports 13.2% reduction in area without any increases in latency and power dissipation. On the other hand, in comparison with the early output recursive CLA (RCLA), the proposed early output SCBCLA with alias logic reports 16% reduction in latency while occupying almost the same area and dissipating almost the same average power. All the asynchronous CLAs are quasi-delay-insensitive designs which incorporate the delay-insensitive dual-rail data encoding and adhere to the 4-phase return-to-zero handshaking. The adders were realized and the simulations were performed based on a 32/28nm CMOS process.en_NZ
dc.identifier.citationProceedings of the 30th International Conference on Microelectronics, pp. 293-298, 2017, Serbia.
dc.identifier.urihttps://hdl.handle.net/10292/12395
dc.publisherIEEEen_NZ
dc.relation.urihttps://arxiv.org/abs/1710.05470en_NZ
dc.rightsCopyright © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
dc.rights.accessrightsOpenAccessen_NZ
dc.titleAsynchronous Early Output Section-carry Lookahead Adder With Alias Carry Logicen_NZ
dc.typeConference Contribution
pubs.elements-id287280
pubs.organisational-data/AUT
pubs.organisational-data/AUT/Design & Creative Technologies
pubs.organisational-data/AUT/Design & Creative Technologies/Engineering, Computer & Mathematical Sciences
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
MIEL 2017 Paper2 Final.pdf
Size:
140.84 KB
Format:
Adobe Portable Document Format
Description:
Conference contribution
Download
License bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
AUT Grant of Licence for Scholarly Commons Feb2017.pdf
Size:
239.25 KB
Format:
Adobe Portable Document Format
Description:
Download
Collections
School of Engineering, Computer and Mathematical Sciences - Te Kura Mātai Pūhanga, Rorohiko, Pāngarau