Low power self-timed carry lookahead adders

Simple item page
aut.conference.typePaper Published in Proceedings
aut.relation.endpage460
aut.relation.pages4
aut.relation.startpage457
aut.researcherPrasad, Krishnamachar
dc.contributor.authorBalasubramanian, P
dc.contributor.authorDhivyaa, D
dc.contributor.authorJayakirthika, JP
dc.contributor.authorKaviyarasi, P
dc.contributor.authorPrasad, K
dc.date.accessioned2013-08-13T20:48:53Z
dc.date.accessioned2013-08-13T21:56:04Z
dc.date.available2013-08-13T20:48:53Z
dc.date.available2013-08-13T21:56:04Z
dc.date.copyright2013-08-04
dc.date.issued2013-08-04
dc.description.abstractCell based self-timed synthesis of recursive carry lookahead adders (RCLA) utilizing generate, propagate and kill functions is described in this paper, and are compared with the recently proposed designs of self-timed section-carry based carry lookahead (SCBCLA) adders. From the simulation results corresponding to a 130nm CMOS process, it is found that with 2-bit CLA, the RCLA adder dissipates 20.2% less power than the SCBCLA adder. With 4-bit CLA, the RCLA adder reports power reduction by 16.5% than the SCBCLA adder. Further, for addition widths ranging from 32 to 64-bits, RCLA adders consume 19% less average power compared to SCBCLA adders.
dc.identifier.citation2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS 2013) held at Ohio State University, Columbus, Ohio, Columbus, Ohio, USA, 2013-08-04to 2013-08-07, pp.457 - 460 (4)
dc.identifier.urihttps://hdl.handle.net/10292/5603
dc.publisherIEEE
dc.relation.isreplacedby10292/5608
dc.relation.isreplacedbyhttp://hdl.handle.net/10292/5608
dc.relation.replaceshttp://hdl.handle.net/10292/5602
dc.relation.replaces10292/5602
dc.relation.urihttp://www.epapers.org/mwscas2013/ESR/paper_details.php?PHPSESSID=gpblo8fern0d9dcpnrbcu8l921&paper_id=8184
dc.rightsCopyright © 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
dc.rights.accessrightsOpenAccess
dc.subjectSelf-timed
dc.subjectQuasi-delay-insensitive
dc.subjectLogic synthesis
dc.subjectStandard cells
dc.subjectCarry lookahead
dc.subjectLow power
dc.titleLow power self-timed carry lookahead adders
dc.typeConference Contribution
pubs.elements-id153175
pubs.organisational-data/AUT
pubs.organisational-data/AUT/Design & Creative Technologies
pubs.organisational-data/AUT/Design & Creative Technologies/School of Engineering
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
MWSCAS 2013 paper final.pdf
Size:
211.21 KB
Format:
Adobe Portable Document Format
Description:
Download
License bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
licence.htm
Size:
30.34 KB
Format:
Unknown data format
Description:
Download
Collections
School of Engineering, Computer and Mathematical Sciences - Te Kura Mātai Pūhanga, Rorohiko, Pāngarau