AUT LibraryAUT
Browsing Faculty of Design and Creative Technologies (Te Ara Auaha) by Author 
  •   Open Research
  • AUT Faculties
  • Faculty of Design and Creative Technologies (Te Ara Auaha)
  • Browsing Faculty of Design and Creative Technologies (Te Ara Auaha) by Author
  •   Open Research
  • AUT Faculties
  • Faculty of Design and Creative Technologies (Te Ara Auaha)
  • Browsing Faculty of Design and Creative Technologies (Te Ara Auaha) by Author
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browsing Faculty of Design and Creative Technologies (Te Ara Auaha) by Author "Balasubramanian, P"

  • 0-9
  • A
  • B
  • C
  • D
  • E
  • F
  • G
  • H
  • I
  • J
  • K
  • L
  • M
  • N
  • O
  • P
  • Q
  • R
  • S
  • T
  • U
  • V
  • W
  • X
  • Y
  • Z

Sort by:

Order:

Results:

Now showing items 1-5 of 5

  • title
  • published date
  • author
  • issue date
  • submit date
  • ascending
  • descending
  • 5
  • 10
  • 20
  • 40
  • 60
  • 80
  • 100
    • Asynchronous Early Output Dual-bit Full Adders Based on Homogeneous and Heterogeneous Delay-insensitive Data Encoding 

      Balasubramanian, P; Prasad, K (World Scientific and Engineering Academy and Society, 2017)
      This paper presents the designs of asynchronous early output dual-bit full adders without and with redundant logic (implicit) corresponding to homogeneous and heterogeneous delay-insensitive data encoding. For homogeneous ...
    • Asynchronous Early Output Section-carry Lookahead Adder With Alias Carry Logic 

      Balasubramanian, P; Dang, C; Haskell, DL; Prasad, K (IEEE, 2017)
      A new asynchronous early output section-carry based carry lookahead adder (SCBCLA) with alias carry output logic is presented in this paper. To evaluate the proposed SCBCLA with alias carry logic and to make a comparison ...
    • Early Output Hybrid Input Encoded Asynchronous Full Adder and Relative-timed Ripple Carry Adder 

      Balasubramanian, P; Prasad, K (CSREA Press, 2016)
      This paper presents a new early output hybrid input encoded asynchronous full adder designed using dual-rail and 1-of-4 delay-insensitive data codes. The proposed full adder when cascaded to form a ripple carry adder (RCA) ...
    • Latency Optimized Asynchronous Early Output Ripple Carry Adder Based on Delay-insensitive Dual-rail Data Encoding 

      Balasubramanian, P; Prasad, K (North Atlantic University Union (NAUN), 2017)
      Asynchronous circuits employing delay-insensitive codes for data representation i.e. encoding and following a 4-phase return-to-zero protocol for handshaking are generally robust. Depending upon whether a single delay-insensitive ...
    • Low power self-timed carry lookahead adders 

      Balasubramanian, P; Dhivyaa, D; Jayakirthika, JP; Kaviyarasi, P; Prasad, K (IEEE, 2013)
      Cell based self-timed synthesis of recursive carry lookahead adders (RCLA) utilizing generate, propagate and kill functions is described in this paper, and are compared with the recently proposed designs of self-timed ...

      Contact Us
      • Admin

      Hosted by Tuwhera, an initiative of the Auckland University of Technology Library

       

       

      Browse

      Open ResearchTitlesAuthorsDateFaculty of Design and Creative Technologies (Te Ara Auaha)TitlesAuthorsDate

      Statistics

      For this communityFor all Open Research

      Contact Us
      • Admin

      Hosted by Tuwhera, an initiative of the Auckland University of Technology Library